OpenCores
URL https://opencores.org/ocsvn/pci_blue_interface/pci_blue_interface/trunk

Subversion Repositories pci_blue_interface

[/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 Continuing work on Master and Target. (Target mostly.) bbeaver 8457d 05h /
45 Added two-words-of-room flag to FIFO.
(Not sure it is needed. Synthesis will remove it if not.)
Started stubbing in the Target.
bbeaver 8460d 22h /
44 Reorganized the Master State Machine to have 6 functions followed by a MUX.
Started working on the Target State Machine.
bbeaver 8462d 23h /
43 Trying to organize pci master tests by function, label them, to avoid duplication.
Adding pci_target_test file, to start the work on the target side.
bbeaver 8463d 10h /
42 trying to make master test framework easier to use bbeaver 8463d 21h /
41 odds and ends in the master. Parity mostly. Not debugged. bbeaver 8464d 04h /
40 more improvements to master bbeaver 8464d 18h /
39 Master Retries seem OK.
Working on flushing, increasing test coverage.
bbeaver 8464d 22h /
38 working on master. bbeaver 8465d 21h /
37 Getting Master Abort Timers to have correct values bbeaver 8469d 22h /
36 more progress onthe master side bbeaver 8470d 08h /
35 Made the compromise that the FIFOs and the PCI Bus
will be the same width. No 32/64 combinations.
Working on Master.
bbeaver 8471d 02h /
34 Starting to remove extra logic in PCI Master bbeaver 8477d 23h /
33 Polishing the PCI Master. bbeaver 8478d 21h /
32 Starting to get simplified Master State Machine to do something.
NOTE: This has not been optimized to fit into CLB's yet.
bbeaver 8483d 23h /
31 Still messing with Master State Machine bbeaver 8492d 23h /
30 Fixed various problems with new function for Master State Machine. bbeaver 8500d 01h /
29 Changed Master State Machine to be function based.
This will make it possible to pipeline it better.
bbeaver 8500d 02h /
28 Renamed all the combinational control signals to have
names ending in "_critical".
bbeaver 8500d 05h /
27 Massive edit to start changing many `defines into Parameters.
This MIGHT (?) make it possible to have more than 1 PCI interface,
but with different bus sizes.
On the other hand, it might be an idiotic change in style.
bbeaver 8500d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.