OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 Fixed "divu $3,$4". "Div $3,$4" still has bug if $3*$4<0. rhoads 8216d 11h /
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8216d 11h /
16 Fixed binary to HEX when the number of digits isn't a multiple of 4. rhoads 8216d 11h /
15 Test all MIPS I opcodes. rhoads 8216d 11h /
14 Fixed big-endian mode bugs rhoads 8220d 10h /
13 Removed reg_bank configuration control rhoads 8220d 11h /
12 Better support for dual-port memories, removed old method rhoads 8220d 11h /
11 Added comment for DEBUG mode rhoads 8220d 11h /
10 Add pause_in to process dependency, fixes "lw $4,0($4)" rhoads 8220d 11h /
9 Support for generic_tpram dual-port RAM rhoads 8225d 14h /
8 Preparing to use dual-port memory for registers. rhoads 8226d 11h /
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8231d 18h /
6 JAL now correctly sets r31 to instruction AFTER branch delay slot. Fixed interrupts. rhoads 8235d 16h /
5 This commit was manufactured by cvs2svn to create tag 'Version_1_0'. 8454d 16h /
4 Update web page rhoads 8454d 16h /
3 This commit was manufactured by cvs2svn to create tag 'arelease'. 8454d 17h /
2 MIPS-lite CPU core rhoads 8454d 17h /
1 Standard project directories initialized by cvs2svn. 8454d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.