URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 27

Rev	Log message	Author	Age	Path
27	Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled.	magro732	3583d 22h	/
26	Temporary checkin of parallelSymbols branch. It does not work yet.	magro732	3744d 10h	/
25	Correcting compiler errors in TestRioPcsUart.vhd	magro732	3751d 04h	/
24	Changing errornous use statement.	magro732	3751d 04h	/
23	Tagging alpha release 2.0.0.	magro732	3867d 22h	/
22	Tagging release 1.0.0.	magro732	3867d 22h	/
21	Branching of a single symbol version of the new RioSerial.	magro732	3867d 22h	/
20	Adding software C-stack and matching VHDL modules.	magro732	3933d 00h	/
19	Removing synthesis warnings.	magro732	3958d 00h	/
18	Making RioSerial entity the same as before+minor fixes.	magro732	3958d 22h	/
17	Removing latch and improving timing.	magro732	3959d 23h	/
16	Removed FIFO between RioSerial and PCS. Transmitter works without idle ticks. Internal symbol fifo increased. Changed readContentEnd_o timing.	magro732	3959d 23h	/
15	All testcases are ok. Still needs some tweeks though.	magro732	3964d 00h	/
14	Most issues solved, testbench issues remains.	magro732	3966d 23h	/
13	Timeouts are working.	magro732	3970d 00h	/
12	Backup of recent work, debugging new RioSerial.	magro732	3980d 23h	/
11	Receiver ready, transmitter is compiling.	magro732	3980d 23h	/
10	Branch to develop support for parallel symbols.	magro732	3981d 00h	/
9	Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes)	azdem	4022d 11h	/
8	Adding signal descriptions in comments.	magro732	4066d 01h	/