OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Slightly improved version of boot code as outlined by Emanuele Luzzu. albert.watson 4277d 13h /
111 albert.watson 4391d 16h /
110 Reduced the number of scripts, just one for sim and one for synth. albert.watson 4391d 17h /
109 Started working on scripts. albert.watson 4391d 19h /
108 Added 'trunk' to S1 root dir fafa1971 5509d 00h /
107 Added old uploaded documents to new repository. root 5578d 19h /
106 Added old uploaded documents to new repository. root 5579d 02h /
105 New directory structure. root 5579d 02h /
104 File no longer in use fafa1971 5675d 21h /
103 Changed almost everything to make our boot code work. fafa1971 5675d 22h /
102 This version correctly initializes the SPARC Core and then jumps at address 0x144000 on Bank 0. fafa1971 5676d 14h /
101 Should assign all the 4 bits of completion signal the same value. fafa1971 5680d 19h /
100 SPU removed by hand. fafa1971 5680d 20h /
99 This bridge follows the rules stated in paragraph 6.8 of book "OpenSPARC Internals"
in order to stall all the threads while serving a single request.
fafa1971 5681d 13h /
98 Added stall/resume signals from bridge to SPARC Core. fafa1971 5681d 13h /
97 Changed hack to insert stall signal into the core (following OpenSPARC Internals book) fafa1971 5681d 13h /
96 File lists with updated SPARC Core code. fafa1971 5696d 19h /
95 Files from OpenSPARCT1.1.6 with the SPU instance removed from the sparc.v top-level. fafa1971 5696d 19h /
94 Removed files with dependencies from the SPU. fafa1971 5696d 19h /
93 Now uses a local version of sparc.v with SPU instance removed by hand. fafa1971 5696d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.