OpenCores
URL https://opencores.org/ocsvn/sd_card_controller/sd_card_controller/trunk

Subversion Repositories sd_card_controller

[/] - Rev 14

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Added VHDL source code and document for VHDL version. jclaytons 2420d 04h /
13 Improved the Documentation jclaytons 3926d 08h /
12 bugfix: data write transfer bugfix

msb of data word (4-byte word) was transmitted wrongly

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3931d 03h /
11 doccumentation update

block count register clarification

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3931d 19h /
10 README update: TODO list added

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3931d 19h /
9 README update: reference to linux driver

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3931d 19h /
8 updated header files with project address from OpenCores

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 09h /
7 README update: reference to example project added

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 09h /
6 voltage register definition change

voltage register now contains the value of the supply voltage
expressed in mV.

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 14h /
5 readme update again

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 14h /
4 updated readme

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 14h /
3 initial commit of the project

first usable version of the WISHBONE SD Card Controller IP Core

Signed-off-by: Marek Czerski <ma.czerski@gmail.com>		 rozpruwacz 3934d 14h /
2 first commit rozpruwacz 3934d 14h /
1 The project and the structure was created root 3935d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.