OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 SdCmd: Rewrite to records works. ioCmd in sensitivity list does not!
refs #16
rkastl 5060d 15h /
37 SdCmd: using records, added a bug somewhere. refs #16 rkastl 5060d 15h /
36 SdCmd: Testbench: Tristate cmd, refs #19 rkastl 5060d 15h /
35 SdCmd: Sending CMD0 is correct, refs #19 rkastl 5060d 15h /
34 Sd: SdCmd: Sending commands implemented, but not tested. refs #16. rkastl 5060d 15h /
33 General: Script for fast creation of unit or package folder rkastl 5060d 15h /
32 SD: Entity for the top level entity with a SD controller
SD: Started on the SdController entity.
rkastl 5060d 15h /
31 Makefile: $(quartus) has to be set individually rkastl 5060d 15h /
30 Wishbone: No wave.do rkastl 5060d 15h /
29 Sd: package started rkastl 5060d 15h /
28 Wishbone: reads and writes as procedures in the tb rkastl 5060d 15h /
27 Wishbone: Testbench tests a single ClassicRead rkastl 5060d 15h /
26 Wishbone: Changed entity to reflect the real width of iAdr rkastl 5060d 15h /
25 Wishbone: ClassicRead and ClassicWrite implemented, basic testbench
created
rkastl 5060d 15h /
24 Wishbone: Build fixed for splitted packages. rkastl 5060d 15h /
23 Wishbone: Package split into a global and a specific one. rkastl 5060d 15h /
22 Wishbone: Processes for statemachine created rkastl 5060d 15h /
21 Wishbone: Control signals into records, unfortunately signals with a
width dependend on generics can not be used in records before VHDL2008.
rkastl 5060d 15h /
20 Wishbone: Directions added to port, support for synchronous cycle
termination added to entity (and therefore new types in the package were
created)
rkastl 5060d 15h /
19 Wishbone: Fixed syntax errors in WbSlave-Rtl-ea.vhdl
Only commit after a sucessful compiler run.
rkastl 5060d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.