OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 remived JOP library references martin 6104d 15h /
23 no message martin 6106d 18h /
22 update with Austrochip paper content and VHDL file descriptions martin 6111d 07h /
21 VHDL update martin 6111d 07h /
20 VHDL update martin 6111d 09h /
19 moved to JOP handbook martin 6111d 09h /
18 update from JOP martin 6284d 09h /
17 SimpCon - Wishbone bridge martin 6734d 16h /
16 Minimum SimpCon IO example martin 6734d 16h /
15 ISA bus example (used to connect the CS8900 Ethernet chip) martin 6734d 16h /
14 renamed to scio_min.vhd martin 6734d 16h /
13 no message martin 6743d 20h /
12 more IO examples martin 6757d 19h /
11 no message martin 6757d 19h /
10 Removed Flash ports martin 6762d 11h /
9 Generic decoding and data mux martin 6763d 21h /
8 Test IO slave and simple IO top martin 6763d 23h /
7 Changed signal names to use the names from the specification. martin 6765d 16h /
6 Signal section added martin 6765d 18h /
5 Add document sources to the project martin 6765d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.