OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 clearification of simple read timing martin 6051d 16h /
24 remived JOP library references martin 6105d 16h /
23 no message martin 6107d 18h /
22 update with Austrochip paper content and VHDL file descriptions martin 6112d 07h /
21 VHDL update martin 6112d 08h /
20 VHDL update martin 6112d 10h /
19 moved to JOP handbook martin 6112d 10h /
18 update from JOP martin 6285d 09h /
17 SimpCon - Wishbone bridge martin 6735d 17h /
16 Minimum SimpCon IO example martin 6735d 17h /
15 ISA bus example (used to connect the CS8900 Ethernet chip) martin 6735d 17h /
14 renamed to scio_min.vhd martin 6735d 17h /
13 no message martin 6744d 21h /
12 more IO examples martin 6758d 20h /
11 no message martin 6758d 20h /
10 Removed Flash ports martin 6763d 12h /
9 Generic decoding and data mux martin 6764d 22h /
8 Test IO slave and simple IO top martin 6765d 00h /
7 Changed signal names to use the names from the specification. martin 6766d 16h /
6 Signal section added martin 6766d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.