URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 113

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
113	started refactoring or1200	jt_eaton	4605d 01h	/
112	added more test sims removed unneeded files	jt_eaton	4614d 13h	/
111	split or1200 out into seperate test suite	jt_eaton	4616d 08h	/
110	split out more ip-xact components added sw sources	jt_eaton	4628d 05h	/
109	removed unused file	jt_eaton	4631d 05h	/
108	removed unneeded files	jt_eaton	4632d 11h	/
107	added designCfg files to all modules	jt_eaton	4632d 14h	/
106	checked in orp_soc project step 2	jt_eaton	4638d 07h	/
105	moved or1200_monitor from testbench to dut	jt_eaton	4641d 03h	/
104	fixed search in preprocessor script added initial orp_soc project	jt_eaton	4643d 04h	/
103	added user guide resynced to local repository	jt_eaton	4663d 05h	/
102	all ip-xact files now readable by kactus2	jt_eaton	4725d 00h	/
101	Added new designs for minsoc release candidate convert tool set to parse proper ip-xact THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT	jt_eaton	4726d 02h	/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4738d 09h	/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4781d 02h	/
98	removed unneeded sim	jt_eaton	4817d 06h	/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4817d 07h	/
96	hierConnections now create ports	jt_eaton	4891d 03h	/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4900d 01h	/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4927d 02h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 113

Filtering Options