URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 118

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
118	optimized gen_verilog added padring support added configuration support added jtag sims added accellera candidate bus defs	jt_eaton	4315d 23h	/
117	added yellow pages tools	jt_eaton	4343d 17h	/
116	added build_header now use build_register for all spr components resynced or1200 code back to use orbuild toolchain	jt_eaton	4378d 15h	/
115	split or1200_cpu up into all ip-xact components removed dead files	jt_eaton	4422d 19h	/
114	moved or1200 connectivity out of verilog and into ip-xact added or1200_boot block removed force of 00 on lowest iwb_addr bits	jt_eaton	4434d 19h	/
113	started refactoring or1200	jt_eaton	4440d 11h	/
112	added more test sims removed unneeded files	jt_eaton	4450d 00h	/
111	split or1200 out into seperate test suite	jt_eaton	4451d 18h	/
110	split out more ip-xact components added sw sources	jt_eaton	4463d 16h	/
109	removed unused file	jt_eaton	4466d 16h	/
108	removed unneeded files	jt_eaton	4467d 22h	/
107	added designCfg files to all modules	jt_eaton	4468d 01h	/
106	checked in orp_soc project step 2	jt_eaton	4473d 18h	/
105	moved or1200_monitor from testbench to dut	jt_eaton	4476d 14h	/
104	fixed search in preprocessor script added initial orp_soc project	jt_eaton	4478d 15h	/
103	added user guide resynced to local repository	jt_eaton	4498d 15h	/
102	all ip-xact files now readable by kactus2	jt_eaton	4560d 10h	/
101	Added new designs for minsoc release candidate convert tool set to parse proper ip-xact THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT	jt_eaton	4561d 12h	/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4573d 20h	/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4616d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 118

Filtering Options