URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 97

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4687d 04h	/
96	hierConnections now create ports	jt_eaton	4761d 00h	/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4769d 22h	/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4796d 23h	/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4809d 11h	/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	4814d 12h	/
91	fixed all sims, coverage not working	jt_eaton	4822d 07h	/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4822d 23h	/
89	removed unneeded debug directories	jt_eaton	4844d 07h	/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4844d 07h	/
87	removed prebuilt geda schematics and symbols	jt_eaton	4855d 00h	/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4862d 21h	/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4869d 20h	/
84	removed unneeded files	jt_eaton	4920d 01h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4920d 06h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4935d 00h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4956d 06h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	4985d 21h	/
79	removed unsupported code	jt_eaton	4992d 02h	/
78	removed unsupported fpga	jt_eaton	4992d 02h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 97

Filtering Options