URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 98

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
98	removed unneeded sim	jt_eaton	4675d 17h	/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4675d 19h	/
96	hierConnections now create ports	jt_eaton	4749d 15h	/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4758d 13h	/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4785d 14h	/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4798d 02h	/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	4803d 03h	/
91	fixed all sims, coverage not working	jt_eaton	4810d 22h	/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4811d 14h	/
89	removed unneeded debug directories	jt_eaton	4832d 22h	/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4832d 22h	/
87	removed prebuilt geda schematics and symbols	jt_eaton	4843d 15h	/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4851d 12h	/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4858d 11h	/
84	removed unneeded files	jt_eaton	4908d 16h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4908d 21h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4923d 15h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4944d 21h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	4974d 12h	/
79	removed unsupported code	jt_eaton	4980d 17h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 98

Filtering Options