OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7654d 16h /
17 Define mess fixed. simons 7654d 16h /
16 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7654d 20h /
15 Defines set in order. simons 7654d 20h /
14 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7655d 13h /
13 8-bit WB access enabled. simons 7655d 13h /
12 Error fixed. simons 7675d 21h /
11 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7693d 20h /
10 Slave select signal generation bug fixed, default case added when reading registers, to avoid latches. simons 7693d 20h /
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7734d 14h /
8 Automatic slave select signal generation added. simons 7754d 15h /
7 Support for 64 bit caharacter len added. simons 7843d 03h /
6 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8011d 06h /
5 Document lectured. simons 8011d 06h /
4 PDF created. simons 8040d 21h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 8041d 15h /
2 Initial import simons 8041d 15h /
1 Standard project directories initialized by cvs2svn. 8041d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.