OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Added sd_sync component for cross-clock synchronization ghutchis 4941d 10h /
24 Added CRC32 checker to environment & RTL ghutchis 5058d 10h /
23 Imported Ethernet Tri-Mode MAC for use in examples ghutchis 5228d 09h /
22 Created separate module-level environments for fifo_b
and scoreboard. Added some documentation on the
example bridge, including a PDF preso giving a basic
introduction to ethernet.		 ghutchis 5254d 13h /
21 Changed rrslow to rrmux, updated descriptions, changed
bridge mux to fast arb		 ghutchis 5255d 16h /
20 Added fast arb mode ghutchis 5255d 17h /
19 Fixed several minor bugs in scoreboard, adjusted usage width in sd_fifo_b,
and updated component documentation.		 ghutchis 5256d 05h /
18 Added scoreboard and scoreboard testbench ghutchis 5256d 09h /
17 Added component descriptions ghutchis 5256d 18h /
16 Changed fifo head/tail to have separate usage counters for producer and consumer
side.

Fixed bug in port_ring_tap where it jumped to non-existent state.

Changed default dump mode for icarus to lxt.		 ghutchis 5257d 06h /
15 Fixed FIB lookup multicast -- multicast packets were being
repeatedly sent from lookup		 ghutchis 5257d 10h /
14 - Modified large FIFO to remove "full" signal and store only N-1 words
- changed small FIFO to use memory instance instead of registers
- changed sequence generator to enable more complex tests
- changed sd_mirror to use combinatorial assign output		 ghutchis 5259d 04h /
13 Fixed FIFO Full condition for large fifo, added separate
tests to example bridge		 ghutchis 5262d 15h /
12 Added absolute priority arbitration to ring to avoid
having two ring taps transmit at same time		 ghutchis 5263d 14h /
11 Updated bridge example to fix a number of small bugs.
First packet now exits bridge from all ports.		 ghutchis 5264d 13h /
10 Fixed "locked" variable in rrslow ghutchis 5264d 18h /
9 Added rx_gigmac, additional debug work on concentrator & fib ghutchis 5264d 18h /
8 Added compiling version of bridge example ghutchis 5266d 06h /
7 Added rrslow ghutchis 5268d 09h /
6 Modified "B" output buffer for full-rate operation ghutchis 5270d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.