OpenCores
URL https://opencores.org/ocsvn/storm_core/storm_core/trunk

Subversion Repositories storm_core

[/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 changed back to original svn folder structure zero_gravity 4478d 20h /
21 smaller, faster, better ;)
* bug-fix: load-multiple instructions
* new cache-control system
* direct-accessible IO area can be specified
* extended demo implementation
zero_gravity 4485d 15h /
20 - update of data sheet -> note for system memory map layout and d-cache configuration zero_gravity 4501d 09h /
19 - simulation test bench added
- example for compatible wishbone fabric/SoC added
- block transfers from user bank updated
zero_gravity 4501d 13h /
18 makefile update to ensure no thumb code is generated zero_gravity 4506d 18h /
17 small synthesis-friendly update of memory components zero_gravity 4509d 11h /
16 WB_TGC(5) signal fixed (indicating instruction/data fetch),
coprocessor read-access bug fixed
zero_gravity 4509d 13h /
15 new core version! pipelined wishbone interface, I/D-cache, internal processor timer/lfsr, block transfer instructions, system mode, ... ;) zero_gravity 4509d 18h /
14 - corrected stupid error in access arbiter
- updated minor issues
zero_gravity 4647d 14h /
13 - corrected endianess converter for memory access
- corrected error in temporal dependence detector
zero_gravity 4648d 10h /
12 - corrected error in memory write back interface
- corrected immediate/register offset for byte/halfword memory access
zero_gravity 4648d 15h /
11 zero_gravity 4651d 19h /
10 New CORE version, ncluding complete system setup with inbuilt memory and wishbone interface.
Ready to execute assembled ARM ASM code, arm-elf-assembler included.
zero_gravity 4651d 20h /
9 documentation updated zero_gravity 4741d 17h /
8 documentation uploaded ;) zero_gravity 4743d 12h /
7 - new register file architecture
- fixed multi-cycle op bug
- architecture update
zero_gravity 4747d 10h /
6 new core version - now with arm compatible memory interface zero_gravity 4753d 10h /
5 memory interface updated zero_gravity 4804d 09h /
4 new instruction cycle controller - interrupt call bug seems to be fixed zero_gravity 4806d 11h /
3 zero_gravity 4807d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.