OpenCores
URL https://opencores.org/ocsvn/storm_core/storm_core/trunk

Subversion Repositories storm_core

[/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 - bugfix in pipeline re-sync of d/i-cache
- optimized bus unit
- minor edits... ^^
zero_gravity 4469d 16h /
27 updated "sim" folder
- error in testbench environment
-> old components
-> weren't compatible to new core version anymore
=> FIXED! ;)
- thanks to Pratip Mukherjee
zero_gravity 4473d 15h /
26 bug fixes:
- change in priority for cache miss/dirty/io_access
- memory based pc modifications
- removed internal timer
zero_gravity 4474d 16h /
25 bug-fix in cache component:
-> error in cache page-access history manager
zero_gravity 4482d 23h /
24 - changed back to original oc svn folder structure
- bug-fix in documentary
- WB_ERR_I signal added to terminate wishbone bus access
- bug-fix: system mode register set and privs
zero_gravity 4483d 22h /
23 zero_gravity 4483d 23h /
22 changed back to original svn folder structure zero_gravity 4483d 23h /
21 smaller, faster, better ;)
* bug-fix: load-multiple instructions
* new cache-control system
* direct-accessible IO area can be specified
* extended demo implementation
zero_gravity 4490d 18h /
20 - update of data sheet -> note for system memory map layout and d-cache configuration zero_gravity 4506d 12h /
19 - simulation test bench added
- example for compatible wishbone fabric/SoC added
- block transfers from user bank updated
zero_gravity 4506d 16h /
18 makefile update to ensure no thumb code is generated zero_gravity 4511d 21h /
17 small synthesis-friendly update of memory components zero_gravity 4514d 14h /
16 WB_TGC(5) signal fixed (indicating instruction/data fetch),
coprocessor read-access bug fixed
zero_gravity 4514d 16h /
15 new core version! pipelined wishbone interface, I/D-cache, internal processor timer/lfsr, block transfer instructions, system mode, ... ;) zero_gravity 4514d 21h /
14 - corrected stupid error in access arbiter
- updated minor issues
zero_gravity 4652d 17h /
13 - corrected endianess converter for memory access
- corrected error in temporal dependence detector
zero_gravity 4653d 13h /
12 - corrected error in memory write back interface
- corrected immediate/register offset for byte/halfword memory access
zero_gravity 4653d 18h /
11 zero_gravity 4656d 22h /
10 New CORE version, ncluding complete system setup with inbuilt memory and wishbone interface.
Ready to execute assembled ARM ASM code, arm-elf-assembler included.
zero_gravity 4656d 23h /
9 documentation updated zero_gravity 4746d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.