OpenCores
URL https://opencores.org/ocsvn/sxp/sxp/trunk

Subversion Repositories sxp

[/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Fixed bug in 16 bit data swap instruction.
The instructions were making the regf status module look at reg 0
even though reg 0 didn't have anything to do with the purpose of
the instruction. Made reg b addr field mirror reg a field.
This error caused unecessary stalls.
Performance increase caused by calling instruction correctly and
not causing stalls from mal-formed instructions.
samg 8222d 16h /
44 - Removed #1 delay (was originally put in for debug)
- Stall signal forced low during pipeline flush.
(No effect on functionality but it is easier to look at
the waveforms during debug)
samg 8222d 16h /
43 integrated common rams into processor samg 8246d 10h /
42 minor header correction samg 8246d 10h /
41 common rams samg 8246d 11h /
40 added header and parameter restructure samg 8246d 11h /
39 added header and restructured parameters samg 8246d 11h /
38 minor header fix samg 8246d 11h /
37 added header and modified parameter structure samg 8246d 11h /
36 integrated common memories samg 8246d 11h /
35 integrated standard memories and added header samg 8246d 11h /
34 Used common header samg 8248d 15h /
33 SXP Documentation samg 8253d 20h /
32 timer controller for processor samg 8257d 05h /
31 testbench for timer controller samg 8257d 05h /
30 testbench for reg file samg 8257d 10h /
29 test code assembly samg 8257d 10h /
28 top level simulation file samg 8257d 10h /
27 run script samg 8257d 10h /
26 reg file c++ model samg 8257d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.