URL https://opencores.org/ocsvn/sxp/sxp/trunk

Subversion Repositories sxp

[/] - Rev 54

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
54	fixed case statement, sensitivity list	samg	8207d 10h	/
53	comment spelling fix	samg	8207d 10h	/
52	minor expression rewrite in 4th stage	samg	8212d 20h	/
51	Rewrote verilog for write enable signals for different destinations in the last stage. The code is much easier to read and more liner to follow.	samg	8213d 18h	/
50	fixed sensitivity list error in last pipeline stage	samg	8214d 06h	/
49	changed run script name and added instructions	samg	8214d 06h	/
48	fixed neg edge event trigger	samg	8214d 06h	/
47	changed prefix from ~\| to ! (same thing)	samg	8214d 06h	/
46	vcd dumpvar captures all levels	samg	8216d 17h	/
45	Fixed bug in 16 bit data swap instruction. The instructions were making the regf status module look at reg 0 even though reg 0 didn't have anything to do with the purpose of the instruction. Made reg b addr field mirror reg a field. This error caused unecessary stalls. Performance increase caused by calling instruction correctly and not causing stalls from mal-formed instructions.	samg	8216d 17h	/
44	- Removed #1 delay (was originally put in for debug) - Stall signal forced low during pipeline flush. (No effect on functionality but it is easier to look at the waveforms during debug)	samg	8216d 17h	/
43	integrated common rams into processor	samg	8240d 11h	/
42	minor header correction	samg	8240d 11h	/
41	common rams	samg	8240d 11h	/
40	added header and parameter restructure	samg	8240d 12h	/
39	added header and restructured parameters	samg	8240d 12h	/
38	minor header fix	samg	8240d 12h	/
37	added header and modified parameter structure	samg	8240d 12h	/
36	integrated common memories	samg	8240d 12h	/
35	integrated standard memories and added header	samg	8240d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sxp

[/] - Rev 54

Filtering Options