OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 update for changes in address space of external memory arniml 7455d 01h /
101 assert p2_read_p2_o when expander port is read arniml 7455d 01h /
100 reorder data_o generation arniml 7455d 01h /
99 initial check-in arniml 7455d 01h /
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7455d 02h /
97 initial check-in arniml 7455d 02h /
96 select dedicated directorie(s) for regression arniml 7455d 23h /
95 check counter inactivity arniml 7455d 23h /
94 initial check-in arniml 7455d 23h /
93 add support for line coverage evaluation with gcov arniml 7456d 00h /
92 work around bug in Quartus II 4.0 arniml 7456d 00h /
91 fix edge detector bug for counter arniml 7456d 00h /
90 intial check-in arniml 7456d 00h /
89 initial check-in arniml 7469d 21h /
88 allow memory bank switching during interrupts arniml 7470d 23h /
87 abort gracfullt if memory bank switching does not work arniml 7470d 23h /
86 update notice about expander port instructions arniml 7471d 04h /
85 initial check-in arniml 7471d 04h /
84 add if_timing module arniml 7476d 19h /
83 connect if_timing to P2 output of T48 arniml 7476d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.