OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 225

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6577d 16h /
224 initial check-in arniml 6577d 16h /
223 obsoleted arniml 6577d 16h /
222 add note about clock enable for data memory RAM macro arniml 6578d 16h /
221 new input xtal_en_i arniml 6578d 16h /
220 new input xtal_en_i arniml 6578d 16h /
219 new input xtal_en_i gates xtal_i base clock arniml 6578d 16h /
218 simplifications arniml 6665d 00h /
217 update for release 0.6.1 beta arniml 6733d 20h /
216 assign clk_i to outclock arniml 6795d 20h /
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory
arniml 6795d 20h /
214 fix sensitivity list arniml 6802d 21h /
213 properly drive P1 and P2 with low impedance markers arniml 6807d 17h /
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"
arniml 6807d 20h /
211 wire signals for P2 low impedance marker issue arniml 6808d 19h /
210 entity changes for P2 low impedance marker issue arniml 6808d 19h /
209 entity changes for P2 low impedance issue arniml 6808d 19h /
208 wire signals for P2 low impeddance marker issue arniml 6808d 19h /
207 entity changes for P2 low impedance trigger issue arniml 6808d 19h /
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads
arniml 6808d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.