OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 229

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
229 rework hex/simulation targets arniml 6587d 21h /
228 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom/t3x_rom arniml 6587d 21h /
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6587d 21h /
226 replaced syn_ram with generic_ram_ena arniml 6587d 21h /
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6587d 21h /
224 initial check-in arniml 6587d 21h /
223 obsoleted arniml 6587d 21h /
222 add note about clock enable for data memory RAM macro arniml 6588d 21h /
221 new input xtal_en_i arniml 6588d 21h /
220 new input xtal_en_i arniml 6588d 21h /
219 new input xtal_en_i gates xtal_i base clock arniml 6588d 21h /
218 simplifications arniml 6675d 05h /
217 update for release 0.6.1 beta arniml 6744d 01h /
216 assign clk_i to outclock arniml 6806d 01h /
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory
arniml 6806d 01h /
214 fix sensitivity list arniml 6813d 02h /
213 properly drive P1 and P2 with low impedance markers arniml 6817d 22h /
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"
arniml 6818d 01h /
211 wire signals for P2 low impedance marker issue arniml 6819d 00h /
210 entity changes for P2 low impedance marker issue arniml 6819d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.