OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 initial check-in arniml 7495d 22h /
38 add measures to implement XCHD arniml 7495d 22h /
37 add dump_compare support arniml 7495d 22h /
36 make calculation of expected value more readable arniml 7495d 23h /
35 initial check-in arniml 7498d 16h /
34 fix test wrt AC arniml 7501d 17h /
33 rename pX_limp to pX_low_imp arniml 7501d 17h /
32 rename pX_limp to pX_low_imp arniml 7501d 17h /
31 refer PROJECT_DIR variable arniml 7501d 17h /
30 connect prog_n_o arniml 7502d 15h /
29 take auxiliary carry from direct ALU connection arniml 7502d 15h /
28 update wiring for DA support arniml 7502d 15h /
27 implemented mnemonic DA arniml 7502d 15h /
26 support for DA instruction arniml 7502d 16h /
25 initial check-in arniml 7502d 16h /
24 connect control signal for Port 2 expander arniml 7502d 23h /
23 rework Port 2 expander handling arniml 7502d 23h /
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7502d 23h /
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7503d 00h /
20 move code for PROG out of if-branch for xtal3_s arniml 7503d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.