OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7528d 14h /
39 initial check-in arniml 7530d 18h /
38 add measures to implement XCHD arniml 7530d 18h /
37 add dump_compare support arniml 7530d 18h /
36 make calculation of expected value more readable arniml 7530d 19h /
35 initial check-in arniml 7533d 12h /
34 fix test wrt AC arniml 7536d 12h /
33 rename pX_limp to pX_low_imp arniml 7536d 13h /
32 rename pX_limp to pX_low_imp arniml 7536d 13h /
31 refer PROJECT_DIR variable arniml 7536d 13h /
30 connect prog_n_o arniml 7537d 11h /
29 take auxiliary carry from direct ALU connection arniml 7537d 11h /
28 update wiring for DA support arniml 7537d 11h /
27 implemented mnemonic DA arniml 7537d 11h /
26 support for DA instruction arniml 7537d 11h /
25 initial check-in arniml 7537d 11h /
24 connect control signal for Port 2 expander arniml 7537d 19h /
23 rework Port 2 expander handling arniml 7537d 19h /
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7537d 19h /
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7537d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.