OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 move from std_logic_arith to numeric_std arniml 7382d 14h /
76 initial check-in arniml 7382d 18h /
75 remove obsolete design unit arniml 7382d 18h /
74 enhance pass/fail detection arniml 7383d 03h /
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7383d 03h /
72 removed superfluous signal from sensitivity list arniml 7383d 03h /
71 add T8039 and its testbench arniml 7388d 19h /
70 clean test cell before make arniml 7388d 19h /
69 fix name of istrobe arniml 7388d 19h /
68 connect T0 and T1 to P1 arniml 7388d 19h /
67 initial check-in arniml 7388d 19h /
66 add temporary workaround for GHDL 0.11 arniml 7388d 19h /
65 clean up sensitivity list arniml 7388d 19h /
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions
arniml 7388d 19h /
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7388d 19h /
62 initial check-in arniml 7388d 19h /
61 expand script for dump compare arniml 7390d 16h /
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7391d 16h /
59 increment prescaler with MSTATE4 arniml 7391d 16h /
58 add periodic interrupt arniml 7391d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.