OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 bugfix for JBC instruction andreas 6741d 02h /
32 bugfix for two subsequent movx instructions andreas 6777d 20h /
31 update andreas 6863d 19h /
30 Made some bugfixes andreas 6864d 23h /
29 Removed UNISIM library jesus 7875d 02h /
28 Added -n option and component declaration jesus 7902d 23h /
27 Added Leonardo .ucf generation jesus 7902d 23h /
26 Updated for ISE 5.1 jesus 7909d 20h /
25 Fixed typo jesus 7919d 11h /
24 Fixed for ISE 5.1 jesus 7919d 11h /
23 Xilinx SSRAM, initial release jesus 7929d 13h /
22 Removed write through jesus 7957d 10h /
21 no message jesus 7957d 14h /
20 Added support for XST jesus 7984d 02h /
19 Updated for wishbone jesus 8052d 15h /
18 Initial release jesus 8052d 15h /
17 Changed baud rate jesus 8052d 16h /
16 Initial release jesus 8052d 16h /
15 Fixed wide rom .ucf generation jesus 8062d 14h /
14 Now it seems to work jesus 8062d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.