OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 *** empty log message *** andreas 6699d 15h /
41 some updates andreas 6699d 15h /
40 *** empty log message *** andreas 6699d 15h /
39 some updates for T8032 andreas 6699d 15h /
38 some updates andreas 6708d 22h /
37 some updates andreas 6708d 22h /
36 some updates andreas 6709d 02h /
35 some updates andreas 6709d 02h /
34 bugfix for mode 0 andreas 6717d 18h /
33 bugfix for JBC instruction andreas 6729d 23h /
32 bugfix for two subsequent movx instructions andreas 6766d 18h /
31 update andreas 6852d 17h /
30 Made some bugfixes andreas 6853d 20h /
29 Removed UNISIM library jesus 7864d 00h /
28 Added -n option and component declaration jesus 7891d 21h /
27 Added Leonardo .ucf generation jesus 7891d 21h /
26 Updated for ISE 5.1 jesus 7898d 17h /
25 Fixed typo jesus 7908d 09h /
24 Fixed for ISE 5.1 jesus 7908d 09h /
23 Xilinx SSRAM, initial release jesus 7918d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.