OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 119

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 removing old file. creep 5592d 04h /
118 The top level name was in uppercase. The correct is lowercase. creep 5592d 05h /
117 Fixed the top level and connected the entire project. creep 5592d 05h /
116 Changed the module instantiation into the dot form. creep 5592d 06h /
115 Renamed the signal control. It is mem_rw now. creep 5592d 06h /
114 Created a global timescale file for the project. Added to the top module. creep 5592d 06h /
113 Timescale was unified. gabrieloshiro 5592d 06h /
112 Created a global timescale file for the project. creep 5592d 06h /
111 Performed some linting after coding was finished. creep 5592d 22h /
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 5592d 23h /
109 PLA and PLP are coded and simulated. creep 5593d 02h /
108 PHA and PHP are coded and simulated. creep 5593d 02h /
107 The RTS instruction is working fine. Coded and simulated. creep 5593d 03h /
106 First stable version. Things seems to be working. Simulation is currently at 20%. gabrieloshiro 5593d 03h /
105 The RTI instruction is working fine. Coded and simulated. creep 5593d 04h /
104 The BRK instruction is working. The reset vector was tested also. creep 5593d 05h /
103 Some early modifications to support the special stack instructions. creep 5593d 23h /
102 Some early modifications to support the special stack instructions. creep 5594d 02h /
101 Absolute indirect addressing mode is coded and simulated. creep 5594d 05h /
100 IDY WRITE TYPE instructions are coded and simulated. creep 5594d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.