OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 247

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
247 Added the cpu mapped verilog creep 5455d 02h /
246 Added some older files plus the first syn script creep 5456d 07h /
245 Added a few dirs for the synthesis creep 5456d 07h /
244 Added a few dirs for the synthesis creep 5456d 07h /
243 Fixing STA_IDY bug creep 5498d 00h /
242 Bug regardind the STA_IDY opcode creep 5498d 04h /
241 Fixed half the problem with strange STA behavior. creep 5499d 02h /
240 Finally fixed the decimal mode! creep 5499d 05h /
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5499d 05h /
238 ALU file is linted. creep 5502d 03h /
237 Added a preliminary collision detection logic. creep 5503d 04h /
236 Added the video converter testbench to the repository. creep 5503d 07h /
235 Bug #60: added a brief simulation to the video_converter module. creep 5504d 01h /
234 SBC Decimal mode 100% verified. creep 5509d 02h /
233 ADC and SBC are 100% verified in regular mode. Decimal mode still missing. creep 5509d 06h /
232 New video test. creep 5511d 00h /
231 Minor bugs fixed. gabrieloshiro 5511d 02h /
230 Changed TIA behavior. It is now pixel-based. creep 5511d 02h /
229 Created a one-line pattern. creep 5511d 07h /
228 gabrieloshiro 5511d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.