OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] - Rev 95

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 IDX addressing mode is also 100%, coded and simulated. creep 5592d 08h /
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5593d 04h /
93 Opcode for BNE was wrong. creep 5593d 06h /
92 Absolute indexed mode working properly. All cases were simulated. creep 5593d 10h /
91 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page IS crossed is coded and simulated. creep 5593d 11h /
90 CMP, CPX and CPY affect carry flag (in this case it indicates a borrow) but they don't affect overflow. gabrieloshiro 5593d 11h /
89 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page is NOT crossed is coded and simulated. creep 5593d 11h /
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5593d 12h /
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5594d 03h /
86 Zero page indexed mode is working fine. creep 5594d 07h /
85 alu_x and alu_y variables created. gabrieloshiro 5594d 11h /
84 X and Y register are passed from ALU to FSM. gabrieloshiro 5594d 11h /
83 Completed HAL checking. All the relevant warnings and errors were removed. creep 5594d 12h /
82 Did some checking with HAL and fixed 20+ warnings and errors. creep 5595d 04h /
81 Decimal mode (BCD) is working. gabrieloshiro 5595d 04h /
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5595d 05h /
79 ALU testbench added. gabrieloshiro 5595d 06h /
78 ZPG coded and simulated. creep 5595d 06h /
77 ZPG coded. Simulation is halfway. creep 5595d 07h /
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.		 creep 5595d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.