OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7283d 01h /
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7284d 17h /
37 Added new I/O registers for testing block I/O ghutchis 7284d 17h /
36 Removed default instruction decode ghutchis 7284d 17h /
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.
ghutchis 7285d 04h /
34 Created test for block I/O instructions ghutchis 7285d 04h /
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7286d 01h /
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7301d 04h /
31 1) Added environment support for Z80 op decode in log file.
2) Fixed env support for interrupt generation and clearing
ghutchis 7301d 04h /
30 Added HTML version of docs ghutchis 7304d 03h /
29 Added references ghutchis 7304d 03h /
28 Added code to initialize RAM to all 00 at environment start-up time. ghutchis 7304d 03h /
27 Modified tvs80 test to run from a ROM image, and work with the
standard environment.
ghutchis 7304d 04h /
26 Updated docs ghutchis 7304d 04h /
25 Added XML master document ghutchis 7304d 06h /
24 tv80s.v ghutchis 7314d 17h /
23 Completed conversion to one-hot encoding ghutchis 7327d 07h /
22 Changed starting state for one-hot tstate ghutchis 7327d 07h /
21 Replaced encoded states with one-hot ghutchis 7328d 08h /
20 Merged suggested patches from HPA into test branch ghutchis 7349d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.