OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Stop bit bug fixed.
Parity bug fixed.
WISHBONE read cycle bug fixed,
OE indicator (Overrun Error) bug fixed.
PE indicator (Parity Error) bug fixed.
Register read bug fixed.
mohor 8457d 04h /
22 Stop bit bug fixed.
Parity bug fixed.
WISHBONE read cycle bug fixed,
OE indicator (Overrun Error) bug fixed.
PE indicator (Parity Error) bug fixed.
Register read bug fixed.
mohor 8457d 04h /
21 Changed top level with new port names + includes in all files. gorban 8457d 04h /
20 typo bug fixes gorban 8460d 00h /
19 updated docs and port names gorban 8460d 01h /
18 changed pad top level port names. gorban 8464d 23h /
17 added empty directories for the required structure. gorban 8468d 01h /
16 remove old directories gorban 8468d 01h /
15 This commit was manufactured by cvs2svn to create tag 'NewFormat'. 8468d 03h /
14 gorban 8468d 03h /
13 DL made 16-bit long. Fixed transmission/reception bugs. gorban 8518d 08h /
12 Fixed receiver and transmitter. Major bug fixed. gorban 8539d 05h /
11 FIFO changes and other corrections. gorban 8540d 23h /
10 Fixed some bugs and synthesis problems. gorban 8542d 23h /
9 Fixed many bugs. Updated spec. Changed FIFO files structure. See CHANGES.txt file. gorban 8545d 02h /
8 Corrected some Linter messages. gorban 8551d 00h /
7 First 'stable' release. Should be sythesizable now. Also added new header. gorban 8555d 01h /
6 Some more bugs fixed. gorban 8560d 01h /
5 Fixed minor bugs and finished interrupt logic. Now compiles. gorban 8560d 01h /
4 Fixed minor mistypes as reported by Damjan. gorban 8560d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.