OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4407d 09h /
23 Working on uart_control refactoring leonardoaraujo.santos 4407d 10h /
22 Refactoring the uart_control leonardoaraujo.santos 4407d 12h /
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4407d 19h /
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4408d 03h /
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4408d 04h /
18 sdsd leonardoaraujo.santos 4408d 10h /
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4408d 12h /
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4408d 12h /
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4408d 13h /
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4409d 09h /
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4409d 10h /
12 Working on the communication blocks leonardoaraujo.santos 4409d 11h /
11 Adding uart_communication_block leonardoaraujo.santos 4409d 13h /
10 Working on the control unit part leonardoaraujo.santos 4409d 17h /
9 Adding Control unit for uart block leonardoaraujo.santos 4410d 05h /
8 Solving some bugs in baud_generator.vhd leonardoaraujo.santos 4410d 15h /
7 Remember to clean project files leonardoaraujo.santos 4411d 12h /
6 Adding baud generator leonardoaraujo.santos 4411d 12h /
5 Adding sequential division (32 cycles per 32 bit word) leonardoaraujo.santos 4416d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.