OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Adapted the test bench to the new wishbone interface. mikaeljf 5273d 18h /
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5273d 20h /
27 unneback 5277d 12h /
26 compiles OK, not simulated unneback 5279d 11h /
25 unneback 5279d 13h /
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5280d 01h /
23 Removed redundant code. mikaeljf 5287d 17h /
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5289d 13h /
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5293d 16h /
20 Minor update of sdc-file. mikaeljf 5295d 18h /
19 Added do-file for Modelsim waveform viewer. mikaeljf 5301d 22h /
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5302d 19h /
17 Modified rtl Makefile and tb_defines.v mikaeljf 5305d 18h /
16 Added fizzim.pl mikaeljf 5305d 19h /
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5306d 19h /
14 Added external feedback of DDR SDRAM clock. mikaeljf 5396d 21h /
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5397d 00h /
12 Minor update of whishbone FSMs in TB mikaeljf 5407d 01h /
11 Initial version with support for DDR mikaeljf 5407d 12h /
10 unneback 5434d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.