OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 added unneback 5307d 02h /
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5308d 02h /
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5308d 09h /
62 Added note to sdr_16_defines.v asking if it's still used julius 5308d 11h /
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5312d 09h /
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5312d 10h /
59 counter changed to shift register unneback 5312d 11h /
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5313d 12h /
57 added support for early termination of burst access unneback 5314d 15h /
56 corrected fifo_rd_data in state w4d unneback 5316d 07h /
55 Fixed up sdr16 dqm output julius 5317d 02h /
54 dqm moved into FSM unneback 5317d 23h /
53 unneback 5318d 00h /
52 act exit for read updated unneback 5319d 01h /
51 act exit for read updated unneback 5319d 01h /
50 Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily julius 5319d 03h /
49 Added versatile_fifo_dual_port_ram_dc_sw.v rule to makefile, getting it from versatile fifo project julius 5319d 05h /
48 dq_oe fix unneback 5319d 05h /
47 support for registered outputs on ras, cas and we unneback 5319d 06h /
46 cosmetic updates unneback 5319d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.