URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 78

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
78	Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun	julius	5187d 07h	/
77	SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16	julius	5195d 05h	/
76	Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now	julius	5200d 06h	/
75		mikaeljf	5200d 08h	/
74	Minor update of rtl Makefile.	mikaeljf	5204d 07h	/
73	Minor updates to fix lost revisions 69 and 70.	mikaeljf	5204d 08h	/
72	Restored lost revisions 69 and 70.	mikaeljf	5204d 08h	/
71	Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes	julius	5204d 09h	/
70		mikaeljf	5207d 15h	/
69		mikaeljf	5208d 12h	/
68	cleaqnup	unneback	5210d 00h	/
67	added FSM for wb if	unneback	5210d 00h	/
66		unneback	5210d 03h	/
65	added	unneback	5210d 03h	/
64	Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file	julius	5211d 03h	/
63	Fixed a couple of sdr_16 bugs to do with tracking of opened banks	julius	5211d 10h	/
62	Added note to sdr_16_defines.v asking if it's still used	julius	5211d 12h	/
61	Fixed blocking/nonblocking assign issue in sdr_16 fsm	julius	5215d 10h	/
60	Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation.	julius	5215d 10h	/
59	counter changed to shift register	unneback	5215d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories versatile_mem_ctrl

[/] - Rev 78

Filtering Options