OpenCores
URL https://opencores.org/ocsvn/vg_z80_sbc/vg_z80_sbc/trunk

Subversion Repositories vg_z80_sbc

[/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 Update to latest version of wb_ddr core from soc-lm32 project hharte 5649d 07h /
19 Fix Address Width parameter hharte 5649d 07h /
18 Fix incorrect first row of each character in first column. hharte 5649d 08h /
17 Clean up comments/whitespace. hharte 5654d 21h /
16 Boots Vector Graphic CP/M 2.2 from FLASH disk image.
Added ISE Project files, MCS and BIT files for programming the FPGA.		 hharte 5655d 02h /
15 Constraint file for S3E Starter Kit hharte 5655d 02h /
14 Deleted, moved to S3E SK Directory. hharte 5655d 02h /
13 Changed I/O addressing so addresses are not shifted left by two bits.
Commented out DDR controller, and replaced with 8K of SRAM.
Replaced FLASH memory interface with 4K SRAM.
Added Vector HD/FD Disk Controller, using FLASH memory for storage.

This design can now boot Vector Graphic 56K CP/M 2.2. But be aware
that there is only 12K in the TPA, since the Spartan3E does not have
enough block RAM to make more.

This system is enough to test the Z80 core more thorougly. The
EXZ80ALL.COM program on the included disk image tests all documented
Z80 instructions. Some tests pass, some don't. This means there is
more work to be done on the wb_z80 core.		 hharte 5655d 02h /
12 Initial implementation of a Vector Graphic HD/FD Disk Controller
with Wishbone interface. See the PDF in /doc for more information
about this controller.

For now, the storage is implemented in FLASH memory, which is read-only
to the controller. Also, the controller does not check (CRC) the disk
sector data, like the original does. Instead, it inserts 00's where the
CRC goes, to simulate a correctly checked CRC.

I am able to boot CP/M 2.2 using this controller, with the vgboot.mcs image
programmed into FLASH. See the diskimage/ directory.		 hharte 5655d 02h /
11 Fully parameterize so different size SRAMs can be instantiated. hharte 5655d 02h /
10 Change address mapping for I/O cycles. hharte 5655d 02h /
9 Change default mapping.
Update address decoding for I/O Space.		 hharte 5655d 02h /
8 CLarified the instructions a bit, and added some Internet links. hharte 5655d 07h /
7 Add Vector HD/FD Boot Disk Image and instructions. hharte 5655d 09h /
6 Vector Hard Disk/Floppy Disk Controller Manual hharte 5656d 06h /
5 Add Vector Monitor ROM 4.3 hharte 5660d 13h /
4 Update SRAM module, minor fixes to load MON43x Monitor ROM into SRAM. hharte 5660d 13h /
3 Initial checkin. Not yet complete. hharte 5662d 02h /
2 Add some original Vector Graphic documentation scans hharte 5664d 07h /
1 Standard project directories initialized by cvs2svn. 5664d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.