OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 34

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 Added hardware cursor support to wishbone master.
Added provision to turn-off 3D cursors.
Fixed some minor bugs.		 rherveille 8183d 04h /
33 Added 64x64pixels 4bpp hardware cursor support. rherveille 8183d 09h /
32 Fixed dat_o incomplete sensitivity list. rherveille 8190d 13h /
31 Some minor bug-fixes.
Changed vga_ssel into vga_curproc (cursor processor).		 rherveille 8199d 09h /
30 Fixed some bugs discovered by modified testbench
Removed / Changed some strange logic constructions
Started work on hardware cursor support (not finished yet)
Changed top-level name to vga_enh_top.v		 rherveille 8208d 14h /
29 Added wb_ack delay section to testbench rherveille 8208d 14h /
28 Changed counter-library.
Changed vga-core.
Added 32bpp mode.		 rherveille 8218d 16h /
27 Added 32bpp
Fixed some typos
Added bandwidth section		 rherveille 8218d 16h /
26 Added 32bpp tests rherveille 8218d 16h /
25 C-include file.
Initial release		 rherveille 8285d 10h /
24 Updated testbench for VGA/LCD Core version 2.0 rherveille 8292d 13h /
23 Added Copyright/Licence header rherveille 8293d 08h /
22 VGA Core v2.0
Document revision 0.7		 rherveille 8313d 05h /
21 VGA Core v2.0
Document revision 0.7		 rherveille 8313d 05h /
20 Switched parameter order. rherveille 8322d 09h /
19 Major revisions throughout the core.
Moved Color Lookup Table inside core.
Changed control & status register contents.
Changed port names to be conform to new naming convention.
Fixed bug in CAB assertion.
Changed video memory address generation.
and many more ....		 rherveille 8322d 10h /
18 Removed files. They are not used anymore. rherveille 8351d 08h /
17 Major rework.
Included generic memory models.
Core now supports pixel clocks at same speed as wishbone clock (except for 8bpp color mode)		 rherveille 8351d 08h /
16 - Changed Directory Structure
- Added verilog Source Code
- Changed IO pin names and defines statements		 rudi 8378d 14h /
15 Created directory structure (documentation, vhdl, verilog) rherveille 8414d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.