OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Fixed some Wishbone RevB.3 related bugs.
Changed layout of the core. Blocks are located more logically now.
Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.		 rherveille 7759d 21h /
52 Numerous updates and added checks rherveille 7759d 21h /
51 Forgot to change document revision number rherveille 7807d 15h /
50 Forgot to change document revision rherveille 7807d 15h /
49 Added WISHBONE revB.3 signals rherveille 7807d 16h /
48 WISHBONE revB.3 signals added rherveille 7807d 16h /
47 Added wb_b3_check
Removed ud_cnt, ro_cnt		 rherveille 7808d 13h /
46 Added WISHBONE revB.3 sanity checks rherveille 7808d 13h /
45 Changed timing generator; made it smaller and easier. rherveille 7808d 18h /
44 Changed timing section in VGA core, changed testbench accordingly.
Fixed bug in 'timing check' test.		 rherveille 7808d 18h /
43 Added WISHBONE revB.3 Registered Feedback Cycles support rherveille 7809d 09h /
42 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8141d 19h /
41 specs version 1.1 rherveille 8141d 19h /
40 no message rherveille 8141d 19h /
39 Changed video timing generator.
Changed wishbone master vertical gate count code.
Fixed a potential bug in the wishbone slave (cursor color register readout).		 rherveille 8141d 20h /
38 Changed testbench to reflect modified VGA timing generator. rherveille 8141d 20h /
37 Fixed a potential reset bug in the hint & vint generation. rherveille 8157d 00h /
36 Fixed two small bugs that only showed up when the hardware cursors were disabled rherveille 8165d 01h /
35 no message rherveille 8165d 05h /
34 Added hardware cursor support to wishbone master.
Added provision to turn-off 3D cursors.
Fixed some minor bugs.		 rherveille 8188d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.