OpenCores
URL https://opencores.org/ocsvn/wb_z80/wb_z80/trunk

Subversion Repositories wb_z80

[/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 fixed bugs and augmented instruction test.
ex de hl bug fixed thanks Howard Harte
ret condition (ret not taken bug) thanks - Stephen Warren
bporcella 6101d 17h /
31 some fixes found in synthesis bporcella 7317d 17h /
30 test executes cleanly bporcella 7324d 23h /
29 logic movd to z80_sram.v bporcella 7324d 23h /
28 logic movd to z80_bist_logic.v bporcella 7324d 23h /
27 Instruction test (with interrupts) runs!!! bporcella 7324d 23h /
26 inst test got to the worked macro bporcella 7331d 11h /
25 instruction test getting to final stages bporcella 7333d 15h /
24 testbed built and verification in progress bporcella 7338d 20h /
23 testbed built and verification in progress bporcella 7338d 23h /
22 testbed files bporcella 7338d 23h /
21 build script bporcella 7338d 23h /
20 check in test files and assembler manual bporcella 7338d 23h /
19 chckin for ease of use bporcella 7338d 23h /
18 test lint on core bporcella 7354d 16h /
17 first core build bporcella 7354d 16h /
16 re-named bporcella 7354d 18h /
15 file not of general interest bporcella 7355d 23h /
14 first cut revision bporcella 7358d 14h /
13 real lint problems pretty much fixed -- need another look - but need to get on to other things first bporcella 7362d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.