URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 76

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
76	Updated xgate_risc.v for xlink synthesis warnings.	rehayes	5162d 04h	/
75	Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382	rehayes	5162d 05h	/
74	Code cleanup, eliminated index 0 of input and output interrupts.	rehayes	5167d 05h	/
73	Code cleanup, eliminated index 0 of input and output interrupts.	rehayes	5167d 06h	/
72	Code cleanup, eliminated index 0 of input and output interrupts.	rehayes	5167d 06h	/
71	Added irq bypass registers to rtl, testbench and doc.	rehayes	5168d 08h	/
70	Updated with interrupt bypass controll registers.	rehayes	5168d 08h	/
69	New test to verify irq interrupt priority encoder.	rehayes	5168d 08h	/
68	Added new test for interrupt priority and updated WISHBONE slave module with semaphore register.	rehayes	5168d 09h	/
67	Added irq bypass function and controll registers. Made lowest interrupt index highest priority.	rehayes	5168d 09h	/
66	Fix testbench and RISC core related to debug mode and wait states.	rehayes	5188d 05h	/
65	Parameterize delays based on number of RAM wait states.	rehayes	5188d 05h	/
64	Fixed more bugs related to wait states and debug mode.	rehayes	5188d 05h	/
63	Remove historical output ports that are no longer used.	rehayes	5198d 04h	/
62	Cleanup implicit wire declarations.	rehayes	5198d 04h	/
61	Update to RISC block to fix DEBUG mode, testbench update	rehayes	5205d 04h	/
60	Add ability at insert wait states on RAM access	rehayes	5205d 04h	/
59	Fix bug in entering DEBUG mode from WB bus command	rehayes	5205d 04h	/
58	WISHBONE Bus update.	rehayes	5257d 03h	/
57	Traded 16 data registers for 5 address regester when wait states are enabled.	rehayes	5257d 07h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories xgate

[/] - Rev 76

Filtering Options