OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Added debug module to assist in software debugging. rehayes 5170d 03h /
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5170d 04h /
80 Added IRQ bypass registers and Test bench appendix rehayes 5232d 04h /
79 Added IRQ bypass registers and Test bench appendix rehayes 5232d 04h /
78 Added IRQ bypass registers and Test bench appendix rehayes 5232d 04h /
77 Documentation update rehayes 5232d 04h /
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5255d 05h /
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5255d 06h /
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5260d 07h /
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5260d 07h /
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5260d 07h /
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5261d 09h /
70 Updated with interrupt bypass controll registers. rehayes 5261d 09h /
69 New test to verify irq interrupt priority encoder. rehayes 5261d 10h /
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5261d 10h /
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5261d 10h /
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5281d 06h /
65 Parameterize delays based on number of RAM wait states. rehayes 5281d 06h /
64 Fixed more bugs related to wait states and debug mode. rehayes 5281d 06h /
63 Remove historical output ports that are no longer used. rehayes 5291d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.