OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Added debug module to assist in software debugging. rehayes 5077d 02h /
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5077d 02h /
80 Added IRQ bypass registers and Test bench appendix rehayes 5139d 03h /
79 Added IRQ bypass registers and Test bench appendix rehayes 5139d 03h /
78 Added IRQ bypass registers and Test bench appendix rehayes 5139d 03h /
77 Documentation update rehayes 5139d 03h /
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5162d 04h /
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5162d 04h /
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5167d 05h /
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5167d 05h /
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5167d 05h /
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5168d 08h /
70 Updated with interrupt bypass controll registers. rehayes 5168d 08h /
69 New test to verify irq interrupt priority encoder. rehayes 5168d 08h /
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5168d 08h /
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5168d 09h /
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5188d 04h /
65 Parameterize delays based on number of RAM wait states. rehayes 5188d 04h /
64 Fixed more bugs related to wait states and debug mode. rehayes 5188d 04h /
63 Remove historical output ports that are no longer used. rehayes 5198d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.