OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4220d 16h /
20 Updates for Xilinx synthesis antanguay 4510d 10h /
19 Updates for 32/64 bit systems antanguay 4685d 11h /
18 Updates for linux 32-bit antanguay 4686d 08h /
17 Fixed deprecated SystemC warnings antanguay 4688d 16h /
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4688d 22h /
15 Updated for Verilator 3.813 antanguay 4707d 22h /
14 Change interface to big endian, added serdes examples to testbench antanguay 5296d 17h /
13 Change interface to big endian, added serdes examples to testbench antanguay 5296d 17h /
12 Change interface to big endian, added serdes examples to testbench antanguay 5296d 18h /
11 Fixed clock crossing antanguay 5402d 15h /
10 Added details to spec antanguay 5500d 10h /
9 Added old uploaded documents to new repository. root 5574d 22h /
8 Added old uploaded documents to new repository. root 5575d 03h /
7 New directory structure. root 5575d 03h /
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5851d 11h /
5 Fixed compilation antanguay 5857d 11h /
4 Created antanguay 5857d 14h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 5857d 15h /
2 Initial revision antanguay 5857d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.