OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 All kinds of changes in different configurations. lcdsgmtr 3029d 16h /
28 Added project files for different systems. lcdsgmtr 3181d 17h /
27 When loading the 32k memory, do not let the process stop by a file that is
shorter, also make sure that the process is stopped if the file should be
longer.		 lcdsgmtr 3181d 17h /
26 Added test data for 32k memory.
Added GTKW configuration file.		 lcdsgmtr 3183d 16h /
25 Problem with memory: created conditional generate based upon data width
instead of address width.		 lcdsgmtr 3183d 16h /
24 Starting tracing through the component hierarchy initialisation. lcdsgmtr 3183d 16h /
23 Currently moved test bench to 10 bit address.
Created spreadsheet for filling memory with random data.
When testing, memory is apparently not initialised.		 lcdsgmtr 3183d 16h /
22 Update on makefile, because some parts are in other files. lcdsgmtr 3183d 16h /
21 Since all BRAM is unified in one component, this testbench is not necessary
anymore.		 lcdsgmtr 3183d 16h /
20 Update RAM package to allow for 15-bit address.
Update test bench to use address width parameter.		 lcdsgmtr 3183d 16h /
19 Makefile for building memory block testbench. lcdsgmtr 3183d 16h /
18 Ignore work files from GHDL. lcdsgmtr 3183d 16h /
17 Moving the generic block ram component piece by piece to a better
implementation.		 lcdsgmtr 3183d 16h /
16 Re-write of memory in function of initial array memory blocks. lcdsgmtr 3183d 16h /
15 Unification of all RAM parts into one interface. lcdsgmtr 3183d 16h /
14 Simple implementation project. lcdsgmtr 3315d 14h /
13 Updated smallest Xilinx configuration. lcdsgmtr 3315d 14h /
12 Update Xilinx configurations. lcdsgmtr 3315d 14h /
11 Successful run of the simulation. Correct results. lcdsgmtr 3315d 16h /
10 Correct build with GHDL. lcdsgmtr 3315d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.