OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 168

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
168 An updated version of the intensive CPU test. This one runs from C, and
requires a UART port and a PIC, but can run quite successfully on multiple
SoCs that have been built with the ZipCPU internal to them.
dgisselq 3034d 10h /
167 Updated the spec to reflect changes in the CC register: the user break
flag, and the ability to command a clearing of the instruction cache.
dgisselq 3034d 10h /
166 Bugfix version. This fixes a problem whereby function addresses with offsets
were not properly calculated, together with properly setting up pcrelative
offsets when using the move function together with a label.
dgisselq 3034d 14h /
165 Added a test to make certain that the arithmetic right shift was properly
propagating the high order bit. (The test works under verilator, but didn't
initially work in Xilinx -- thus a difference between the two.)
dgisselq 3034d 14h /
164 Updated with inputs from Hellwig Geisse regarding the details of the ECO32
CPU.
dgisselq 3042d 16h /
163 Trimmed OR1K instruction set down from 219 instructions, to the minimum number
of 48. Thanks to Olof for helping identify the minimal set!
dgisselq 3050d 18h /
162 Noted 64-bit integers are by extension, as are vector instructions. dgisselq 3050d 19h /
161 Initial version of the ORConf slides, showing only the initial CPU survey. dgisselq 3050d 19h /
160 Logic updates, and bug fix corrections to bring this in line with the current
XuLA2-LX25 SoC version. (i.e., the XuLA version was debugged and improved,
this update pushes those improvements to the mainline.)
dgisselq 3066d 06h /
159 Now supports building a simulator that can load ELF files, such as GCC and/or
binutils will produce.
dgisselq 3066d 06h /
158 Now automatically builds the toolchain by default. dgisselq 3066d 06h /
157 Added the divide unit to the list of ZipCPU dependencies. dgisselq 3066d 06h /
156 Fixed a compiler warning for an unused result. dgisselq 3066d 06h /
155 Improved debug trace quality, for finding bugs after the fact. dgisselq 3066d 06h /
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 3066d 06h /
153 Adds internal link functionality to the specification document format. dgisselq 3066d 06h /
152 Updated to match the new/updated multiply instructions. Of course, this is
still hand optimized and not compiled--so it's not really a true and proper
test (yet), but ... it's what I have.
dgisselq 3099d 04h /
151 Minor formatting change. dgisselq 3099d 05h /
150 Minor changes. dgisselq 3099d 05h /
149 Updated the Makefile documentation and the all target. dgisselq 3099d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.