OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 fix some bugs simont 8031d 11h /8051/tags/rel_1/
21 mul bug fixed markom 8031d 16h /8051/tags/rel_1/
20 multiplier and divider changed so they complete in 4 cycles markom 8031d 19h /8051/tags/rel_1/
19 combinatorial loop removed simont 8032d 11h /8051/tags/rel_1/
18 rst signal added simont 8035d 17h /8051/tags/rel_1/
17 fix some bugs simont 8035d 17h /8051/tags/rel_1/
16 inputs ram and op2 removed simont 8035d 17h /8051/tags/rel_1/
15 commbinatorial loop removed simont 8035d 17h /8051/tags/rel_1/
14 added signal ea_int simont 8035d 18h /8051/tags/rel_1/
13 some bug fix simont 8036d 15h /8051/tags/rel_1/
12 des1_r in alu port list simont 8036d 15h /8051/tags/rel_1/
11 des2_r removed simont 8036d 15h /8051/tags/rel_1/
10 % replaced with ^ in uart; some minor improvements markom 8036d 21h /8051/tags/rel_1/
9 removed unused compare states markom 8038d 14h /8051/tags/rel_1/
8 some IDS optimizations markom 8038d 14h /8051/tags/rel_1/
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 8038d 15h /8051/tags/rel_1/
6 psw combinatorial loop removed markom 8038d 17h /8051/tags/rel_1/
5 more linter corrections; 2 tests still fail markom 8038d 17h /8051/tags/rel_1/
4 Code repaired to satisfy the linter; testbech fails markom 8038d 19h /8051/tags/rel_1/
2 Initial CVS import simont 8054d 17h /8051/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.