OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 design docunemt simont 8018d 06h /8051/tags/rel_1/
34 specification docunemt simont 8018d 06h /8051/tags/rel_1/
33 fix some bugs simont 8018d 12h /8051/tags/rel_1/
32 overflow repaired simont 8018d 12h /8051/tags/rel_1/
31 fix some bugs simont 8025d 04h /8051/tags/rel_1/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8028d 11h /8051/tags/rel_1/
29 fix some bugs simont 8028d 12h /8051/tags/rel_1/
28 remove syn signal simont 8028d 12h /8051/tags/rel_1/
27 fix some bugs simont 8028d 12h /8051/tags/rel_1/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8028d 14h /8051/tags/rel_1/
25 divider and multiplier pass test markom 8029d 08h /8051/tags/rel_1/
24 intensively tests all instructions markom 8029d 13h /8051/tags/rel_1/
23 mul & div use 4 clocks simont 8030d 04h /8051/tags/rel_1/
22 fix some bugs simont 8030d 04h /8051/tags/rel_1/
21 mul bug fixed markom 8030d 09h /8051/tags/rel_1/
20 multiplier and divider changed so they complete in 4 cycles markom 8030d 11h /8051/tags/rel_1/
19 combinatorial loop removed simont 8031d 04h /8051/tags/rel_1/
18 rst signal added simont 8034d 09h /8051/tags/rel_1/
17 fix some bugs simont 8034d 09h /8051/tags/rel_1/
16 inputs ram and op2 removed simont 8034d 09h /8051/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.