OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 fix bugs in mode 0 simont 7971d 01h /8051/tags/rel_1/
35 design docunemt simont 7971d 23h /8051/tags/rel_1/
34 specification docunemt simont 7971d 23h /8051/tags/rel_1/
33 fix some bugs simont 7972d 05h /8051/tags/rel_1/
32 overflow repaired simont 7972d 05h /8051/tags/rel_1/
31 fix some bugs simont 7978d 21h /8051/tags/rel_1/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7982d 04h /8051/tags/rel_1/
29 fix some bugs simont 7982d 05h /8051/tags/rel_1/
28 remove syn signal simont 7982d 05h /8051/tags/rel_1/
27 fix some bugs simont 7982d 05h /8051/tags/rel_1/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7982d 07h /8051/tags/rel_1/
25 divider and multiplier pass test markom 7983d 01h /8051/tags/rel_1/
24 intensively tests all instructions markom 7983d 06h /8051/tags/rel_1/
23 mul & div use 4 clocks simont 7983d 21h /8051/tags/rel_1/
22 fix some bugs simont 7983d 21h /8051/tags/rel_1/
21 mul bug fixed markom 7984d 02h /8051/tags/rel_1/
20 multiplier and divider changed so they complete in 4 cycles markom 7984d 04h /8051/tags/rel_1/
19 combinatorial loop removed simont 7984d 21h /8051/tags/rel_1/
18 rst signal added simont 7988d 02h /8051/tags/rel_1/
17 fix some bugs simont 7988d 02h /8051/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.