OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 initial import simont 7951d 00h /8051/tags/rel_1/
69 add parameters simont 7951d 02h /8051/tags/rel_1/
68 add instruction cache and DELAY parameters for external ram, rom simont 7951d 02h /8051/tags/rel_1/
67 add parameters for instruction cache simont 7951d 02h /8051/tags/rel_1/
66 added xrom_test simont 7951d 23h /8051/tags/rel_1/
65 add oc8051_icache and oc8051_cache_ram simont 7951d 23h /8051/tags/rel_1/
64 signal es_int=1'b0 simont 7951d 23h /8051/tags/rel_1/
63 initial import simont 7951d 23h /8051/tags/rel_1/
62 fix bugs in instruction interface simont 7951d 23h /8051/tags/rel_1/
61 fix bug simont 7953d 01h /8051/tags/rel_1/
60 initial inport simont 7954d 02h /8051/tags/rel_1/
59 add external rom simont 7957d 21h /8051/tags/rel_1/
58 add external rom testing simont 7957d 21h /8051/tags/rel_1/
57 add module oc8051_xrom simont 7957d 21h /8051/tags/rel_1/
56 initial CVS input simont 7957d 21h /8051/tags/rel_1/
55 added parameter DELAY simont 7957d 21h /8051/tags/rel_1/
54 cahnge interface to instruction rom simont 7957d 21h /8051/tags/rel_1/
53 initial CVS inport simont 7957d 21h /8051/tags/rel_1/
52 fix bugs simont 7957d 21h /8051/tags/rel_1/
51 fix bugs simont 7960d 02h /8051/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.