OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 initial import simont 7856d 18h /8051/tags/rel_1/
80 removing unused modules simont 7856d 18h /8051/tags/rel_1/
79 initial import simont 7856d 19h /8051/tags/rel_1/
78 alu with registered outputs simont 7916d 18h /8051/tags/rel_1/
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7925d 15h /8051/tags/rel_1/
76 add module oc8051_sfr, 256 bytes internal ram simont 7925d 15h /8051/tags/rel_1/
75 initial import simont 7925d 15h /8051/tags/rel_1/
74 add module oc8051_wb_iinterface simont 7933d 16h /8051/tags/rel_1/
73 initial import simont 7933d 16h /8051/tags/rel_1/
72 fix bug in interface to external data ram simont 7933d 18h /8051/tags/rel_1/
71 add cache simont 7937d 17h /8051/tags/rel_1/
70 initial import simont 7937d 17h /8051/tags/rel_1/
69 add parameters simont 7937d 19h /8051/tags/rel_1/
68 add instruction cache and DELAY parameters for external ram, rom simont 7937d 19h /8051/tags/rel_1/
67 add parameters for instruction cache simont 7937d 19h /8051/tags/rel_1/
66 added xrom_test simont 7938d 15h /8051/tags/rel_1/
65 add oc8051_icache and oc8051_cache_ram simont 7938d 15h /8051/tags/rel_1/
64 signal es_int=1'b0 simont 7938d 16h /8051/tags/rel_1/
63 initial import simont 7938d 16h /8051/tags/rel_1/
62 fix bugs in instruction interface simont 7938d 16h /8051/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.