OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 generic_dpram used simont 7870d 16h /8051/tags/rel_12/
105 generic_dpram used simont 7870d 16h /8051/tags/rel_12/
104 use generic_dpram simont 7870d 16h /8051/tags/rel_12/
103 rename signals simont 7870d 17h /8051/tags/rel_12/
102 raname signals. simont 7870d 17h /8051/tags/rel_12/
101 initial inport simont 7870d 20h /8051/tags/rel_12/
100 use \ simont 7870d 20h /8051/tags/rel_12/
99 change directory structure simont 7870d 20h /8051/tags/rel_12/
98 move to rtl/verilog simont 7870d 20h /8051/tags/rel_12/
97 initial inport simont 7870d 20h /8051/tags/rel_12/
96 initial import simont 7870d 20h /8051/tags/rel_12/
95 updating... simont 7870d 20h /8051/tags/rel_12/
94 fix bug. simont 7870d 20h /8051/tags/rel_12/
93 OC8051_XILINX_RAM added simont 7870d 21h /8051/tags/rel_12/
92 initial inport simont 7870d 21h /8051/tags/rel_12/
91 *** empty log message *** simont 7870d 21h /8051/tags/rel_12/
90 change module name. simont 7875d 14h /8051/tags/rel_12/
89 Replaced oc8051_ram by generic_dpram. rherveille 7936d 18h /8051/tags/rel_12/
88 fix bugs simont 7941d 18h /8051/tags/rel_12/
87 add include oc8051_defines.v simont 7941d 18h /8051/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.